Circuit Design of a Dual-Versioning L1 Data Cache for Optimistic Concurrency

May, 2011
Azam Seyedi, Adria Armejach, Adrián Cristal, Osman S. Unsal, Ibrahim Hur, Mateo Valero, Proceedings of the 21st Great Lakes Symposium on Very Large Scale Integration (GLSVLSI'11)
(Best Paper Award
)
 
AttachmentSize
glsvlsi11.pdf402.75 KB